A new Row-by-Row Dynamic Source-line Voltage control (RRDSV) scheme is proposed to reduce the active leakage as well as the stand-by leakage in SRAM. By dynamically controlling the source-line voltage of cells row by row, the cell leakage through inactive cells can be reduced by two orders of magnitude. Moreover, the bit-line leakage through pass transistors can be completely cut off. This leakage reduction is caused from the cooperation of reverse body-to-source biasing and Drain Induced Barrier Lowering (DIBL) effects. A test chip has been fabricated using 0.18-µm triple-well CMOS technology to verify the data retention capability of this RRDSV scheme. The minimum retention voltage in the RRDSV is measured to be reduced by more than 60mV, when shielding metal is inserted to protect the memory cell nodes from bit-line coupling noise. It can reduce the leakage by another 50% in addition to the reduction by two orders of magnitude.
Introduction
As supply voltage (V DD ) decreases, threshold voltage (V TH ) should also be lowered not to degrade the operating speed. Decreasing V TH by as small as 0.1V increases the subthreshold leakage by one order of magnitude. For example, in 70-nm technology, its subthreshold leakage is expected to reach 40 nA/µm at 25 o C [1] . Usually SRAM occupies a largest area among many internal blocks in a chip. Moreover, the area portion occupied by SRAM is more and more increasing as the device scaling goes further down [2] . Hence, if this large leakage is not suppressed, this should be a serious energy sink at strand-by mode. Moreover, this leakage can also be a serious problem even during the active time. At that time, while only one row operates dynamically row by row, the other many inactive rows consume the leakage power [3] . For a SRAM with one million cells, the leakage power consumed in inactive rows is expected to be about 10 times larger than the dynamic power consumed in one active row in future 70-nm technology [4] . Many techniques have been proposed to suppress the leakage in SRAM design [3] [4] [5] [6] [7] . Among them, the one technique is dynamically driving bulk voltage of inactive cell to control its V TH [5] . When a row is turned on, its cells are activated by driving V DD and V SS to their n-well and p-well, respectively. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. When a row becomes inactive, its n-well and p-well voltages are driven to 2V DD and -V DD to increase |V TH |, respectively. Though this can reduce the leakage of inactive cells during the active time, it needs a large area penalty since wells having different potential voltages should be separated by at least several microns. In addition, changing n-well and p-well voltages can cause another issue of speed degradation due to large well capacitance.
Another technique of Row-by-Row Dynamic V DD (RRDV) scheme has been proposed in [3] , where V DD for cells are reduced to exploit DIBL effect to reduce the cell leakage. When this scheme is applied, however, the negative word line should be used to avoid a faulty read function due to leak pass transistors. If so, bit line should be precharged by V DD -V TH not to impose the high voltage stress on the inactive cell, which in turn reduces the stability of the cell and the write error may occur.
In this paper, a new Row-by-Row Dynamic Sourceline Voltage control (RRDSV) technique is proposed, where the source-line of inactive cells is driven by a voltage higher than V SS to reduce the leakage through inactive cells. This increased source-line voltage can enhance V TH by cooperation of DrainInduced Barrier Lowering (DIBL) and reverse body-t0-source biasing effects. It should be noted here that this RRDSV scheme is completely different with some other dynamic source-line control schemes. See, for example, ref. [6] , where cells are made with high V TH to reduce the leakage, even if V DD is below 1V. To compensate the speed degradation in [6] , the source line is driven negative when its cells become active, while imposing a higher voltage stress than V DD on the gate oxide. Another technique called by gated-ground scheme has been proposed in [4] , where NMOS is inserted between V SS and source line. Here the NMOS cut-off switch in [4] is turned off by V SS , when its cells become inactive, reducing the leakage by 50% roughly [4] . This amount of leakage reduction is not enough to be used in future CMOS technology with very large leakage power consumption. The leakage power of future 70-nm technology is expected to be ~10 times larger than its dynamic power [4] . To eliminate this large leakage power consumption as it is done now, the leakage should be reduced by more than two orders of magnitude.
Finally, it should be noted that a metal shield is inserted to protect memory cell nodes from bit-line coupling noise in this RRDSV scheme. A test chip has been fabricated using 0.18-µm triple-well CMOS technology to verify the leakage reduction by this RRDSV scheme. And, the effectiveness of this scheme is proved in this paper. This bit-line leakage suppression through the MN5 is especially important in sub-1-V operation of SRAM. In this low V DD regime, V TH should also be low so that the bit-line leakage through the pass transistors increases significantly. It can cause a faulty read operation when the bit line leakage becomes dominating over the cell current [8] . For the MP3, its |V DS | is decreased from V DD to V DD -V SSH , exploiting the DIBL effect to increase V TH .
RRDSV Scheme for leakage reduction
One more issue to be considered here is the sourceline driver is controlled by a negative voltage of V N when cells that belong to the source-line driver are inactive. V N should be low enough to completely cut off the leakage through MN1. If not, the leakage can still flow through MN1. V N can be easily generated by using the conventional charge pumps, since usually V N is slightly below V SS . One possible issue of high-voltage stress can be introduced by V N below V SS . This problem, however, can easily be solved by setting |V N | lower than V DD -V SSH . At next, the role of MP1 should be discussed. By turning on the MP1 by V N , the source line is not in floating or in high impedance but it is connected to V SSH via MP1, when its cells are inactive. A highimpedance state is very susceptive to external noise such as bitline coupling noise and soft-error related noise. Hence, driving V SL to V SSH is very helpful in improving the data retention capability when the data is retained in inactive cells. Fig. 2 compares how V SL varies with V N between when MP is used and when MP1 is not used in the RRDSV scheme. With the MP1, V SL is connected to V SSH via MP1. In this case, the retention voltage in Fig. 1 becomes V DD -V SSH in inactive cell. If this retention voltage is larger than V TH , the data can be retained when its row is inactive. And, the data can be later restored to V DD and V SS when its row becomes active. If the MP1 is not used, V SL is strongly dependent on V N . With small variation of V N by 0.1V, V SL can change by as much as 0.4V. Increased V SL reduces the retention voltage so much that it may destroy the stored data at the end. To avoid this kind of data destruction, the source line should be connected to V SSH via the MP1 when its cells are inactive. Fig. 3 shows the simulated subthreshold characteristics of future 70-nm NMOSFET, which is from Berkeley Predictive Technology Model (BPTM) [9] . If V SL is increased from V SS =0V to V SSH =0.7V when V DD =0.9V, the leakage can be reduced by two orders of magnitude, as indicated in Fig. 3 . Fig. 4 shows a level shifter whose output is connected to the source-line driver. This level shifter converts voltage swing between V SS and V DD to swing between V N and V DD without arousing a high voltage stress exceeding V DD in it. Here G1 represents the decoder that selects a word line among many word lines according to input address. An output of G1 is represented by 'A' in Fig. 4 . When a word line is selected, 'A' becomes to V DD from V SS and 'B' of G2 goes to V SS from V SSH . It should be noted here that the MN1 may be leaky since its V GS is larger than V SS when turned off. This leakage current, however, can be neglected because only one row is active while the other rows are inactive. Using MN1 with high V TH in Fig. 4 can eliminate this leaky turnoff problem of MN1. In this case, the speed degradation due to high-V TH MN1 will occur not at the inactive-to-active transition but at the active-to-inactive transition. The active-to-inactive transition has not an effect on the data access time, even though it takes long. Fig. 5 indicates the normalized read-out delay with varying MN1 size of source-line driver, which is shown in Fig. 1 . Here, N presents the number of cells that share the same sourceline driver. W MN1 and W MN2 is the width of MN1 of the sourceline driver and the width of MN2 in Fig. 1 , respectively. Compared with the read-out delay when the source line is directly connected to V SS without the source-line driver, the delay with the source-line driver is about 6% longer. This delay penalty includes the time for driving the source-line driver and the degraded bitline delay due to the additional MN1 of the source-line driver. The bit-line delay can be defined by the time in which the potential difference between two bit lines (∆V BL ) reaches 200 mV. As you can see in Fig. 5 , the delay penalty begins to increase sharply when the ratio of W MN1 to N*W MN2 becomes smaller than 0.7. Fig. 6 shows the array architecture, where neighboring 4 cells share one source-line driver. The area penalty due to this added source-line driver is estimated very roughly to be 25%, if the peripheral area outside the cell array is neglected. This penalty becomes smaller as the number of cells sharing one source line increases. Simultaneously, the current flowing through this shared source-line, however, increases with the number of cells increasing. This may introduce the reliability problem such as an electromigration and high I-R drop, and longer access delay during the read. To avoid these problems, the number of cells sharing one source-line driver should be limited. In this work, as shown in Fig. 6 , only 4 cells are connected to one source-line driver. Each source-line driver is connected to global V SS line which is perpendicular to word-line. Since the word line is activated row by row, only one source-line driver draws the read current into the global V SS line.
Design of SRAM with RRDSV scheme
One more issue considered in the array design is noise-related problem. Since the retention voltage between Q and QB in Fig. 1 is reduced almost to a level of V TH , Q and QB can be susceptive to external noise. To avoid an unexpected data flip in the retention time, the metal shield is introduced in Fig. 6 . Here, the dotted region in Fig. 6 means that the region is shielded by metal. Hence, the cell under the dotted area of Fig. 6 can be electrically isolated by metal to protect cell nodes from the bitline coupling noise. The area penalty of this metal shield is negligible but metal layers as many as 4 are required to route the local interconnection, bit-line, word-line, and the shield line, respectively. Fig. 7 shows how much the subthreshold leakage will be reduced by using the RRDSV scheme in future 70-nm and sub-1-V technology, which is from Berkeley Predictive MOSFET Technology Model (BPTM) [9] . From this figure, it is expected that the leakage with the RRDSV scheme becomes 1/100 compared with the conventional SRAM scheme when V DD =0.9V and V SSH =0.7V. When V DD =0.6V and V SSH =0.4V, the leakage with the RRDSV scheme becomes 1/20. This is because the reverse source-to-body voltage becomes smaller from 0.7V to 0.4V. A drastic leakage reduction can be observed at the bit-line leakage through pass transistor. Since the gate-to-source voltage of pass transistor becomes negative by increasing the source-line voltage, the bit-line leakage can be completely suppressed as you can see in Fig. 7 . When the temperature is 100 o C, the leakage is reduced to 1/50 with V DD =0.9V and V SSH =0.7V. The SRAM with RRDSV scheme was fabricated in 0.18-µm CMOS technology. Fig. 8 shows the chip micrograph of the SRAM array with 128x16x8 bits. Fig. 8 shows the measured shmoo plots for the data retention capability. Here, the x-axis and y-axis are V DD and V SSH , respectively. Figs. 8 (a) and (b) are for the RRDSV scheme without the bit-line shield and with the bitline shield, respectively. From the measurement, the minimum retention voltage is about 0.2V and this value is very comparable to V TH . This minimum retention voltage can be reduced more when shielding metal is inserted between cell nodes and bit lines.
Simulation and measurement
Since the retention voltage in the RRDSV scheme is so small that the stored data may be susceptible to the bit-line coupling noise. The bit-line shield can protect the stored data from being flipped by the bit-line coupling noise. The minimum retention voltage is measured to be improved by 60mV by using this bit-line shield. It can cause the leakage to be more suppressed by 50% in addition to the reduction by two orders of magnitude.
Conclusion
A new SRAM scheme is proposed, where the active leakage can be suppressed as well as the stand-by leakage. In sub-1-V and 70-nm era, V TH is lowered to less than 0.2V so that leakage power of memory cells becomes more dominant than the dynamic power. By dynamically controlling the source-line voltage of cells row by row, the leakage through inactive cells can be reduced by two orders of magnitude. It is caused from the cooperation of reverse body and source biasing effect and Drain Induced Barrier Lowering (DIBL) effect. The data retention capability is verified by measurement when retention voltage is as small as V TH . The minimum retention voltage is measured to be improved by 60mV when shielding metal is inserted to protect the memory cell nodes from bit-line coupling noise. It can cause the leakage to be more suppressed by 50% in addition to the reduction by two orders of magnitude. 
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